Hardware prototyping of Iris recognition system: A neural network approach

Florence Choong Chiao Mei, and Mamun Ibne Reaz, and Tan, Ai Leng and Faisal Mohd Yasin, (2007) Hardware prototyping of Iris recognition system: A neural network approach. Jurnal Kejuruteraan, 19 . pp. 77-86.

[img]
Preview
PDF
1MB

Official URL: http://www.ukm.my/jkukm/index.php/jkukm

Abstract

Iris recognition, a relatively new biometric technology, possesses great advantages, such as variability, stability and security, making it to be the most promising method for high security environments. A novel hardware-based iris recognition system is proposed in this paper, which consists of two main parts: image processing and recognition. Image processing involves histogram stress, thresholding, cropping, transformation and normalizing that is performed by using Matlab. Multilayer perceptron architecture with backpropagation algorithm is employed to recognize iris pattern. The entire architecture was modeled using VHDL, a hardware description language. The approach obtained a recognition accuracy of 98.5%. The design was successfully implemented, tested and validated on Altera Mercury EP1M120F484C5 FPGA utilizing 4157 logic cells and achieved a maximum frequency of 121.87 MHz. This novel and efficient method in hardware, based on FPGA technology showed improved performance over existing approaches for iris recognition

Item Type:Article
Keywords:Neural Network; IRIS recognition; VHDL; FPGA
Journal:Jurnal Kejuruteraan
ID Code:1474
Deposited By: Ms. Nor Ilya Othman
Deposited On:24 May 2011 03:49
Last Modified:14 Dec 2016 06:29

Repository Staff Only: item control page